Multiple positions for senior and principal EDA R&D engineer to assist in the development of Logic Synthesis Software. Responsible for architecting, designing, developing, troubleshooting and debugging software programs in the areas of Logic synthesis and Physical optimization
Candidates will have demonstrated excellent software engineering skills and must be proficient in C/C++ in a UNIX environment. Strong knowledge of Tcl is preferred.
EDA tool development experience is required in a variety of areas such as Verilog, VHDL and compilers.
Strong communication skills are required as the development team is distributed.
For details contact: John Visconti at email@example.com or call 978-667-6680
CAE Recruiters 25 years experience in engineering careers.
All inquiries are held in the strictest confidence.